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Abstract- This paper discusses about “Array of Array” multiplier 
which is a derivative of Braun Array Multiplier. Braun array are 
much suitable for VLSI implementation because of its less space 
complexity though it shows larger time complexity, on the other 
hand tree multipliers have time complexity of O(log n) but are less 
suitable for VLSI implementation since, being less regular; they 
require larger total routing length, which leads to performance 
degradation; simply put, they show higher space complexity. The 
main advantage of “Array of Array” multipliers is its inherent 
ability to reduce both time and space complexity [7][8] with 
intermediate relative performance [7]. In this paper a 16×16 
unsigned ‘Array of Array’ multiplier circuit is designed with 
hierarchical structuring, it has been optimized using Vedic 
Multiplication Sutra (Algorithm) “Urdhva Triyagbhyam” [1][6] 
and Karatsuba-Ofman algorithm[2]. The proposed algorithm is 
useful for math coprocessors in the field of computers. Algorithm is 
implemented on SPARTAN-3E FPGA (Field Programmable Gate 
Array). The proposed multiplier implementation shows large 
reduction in average power dissipation and in time delay as 
compared to Booth encoded radix-4 multiplier. 
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I. INTRODUCTION 
The single core processor is heart and brain of a computer, 
enhancing the ability of single core to handle the complex and 
challenging processes has led to design of MP (Multi Core 
Processor). The load on the processor is reduced by 
supplementing the main processor with Co-Processors. Co-
processors design is application specific, they are used as add on 
with the main processor in field of applications like Signal 
Processing, Image Processing, Servers, Graphics etc.. Most DSP 
tasks require real-time processing; it must perform these tasks 
speedily while minimizing Cost and Power. Although 
multiplication techniques such as ‘Booth Algorithm Multiplier’ 
have been effective over conventional ‘Array Multiplication’ 
technique, their disadvantage of time consumption has not been 
completely removed. The multiplication algorithms differ in the 
means of ‘partial product generation’ and ‘partial product 
addition [16]. The array multiplier has linear time complexity 
i.e. O(n) therefore delay degrades the performance for 
multipliers having larger operand sizes. Also it has poor space 
complexity O(n2), as it requires approximately n2 cells to 
produce multiplication. Therefore as the operand size grows, the 
circuit takes larger area and power [8]. Vedic Mathematics 
shows its application in fast calculations, trigonometry, three 
dimensional coordinate geometry, solution of plane and 
spherical triangles, linear and non-linear differential equations, 
matrices and determinants, log and exponential. Vedic 
Mathematics provides unique solutions in several instances 
where trial and error method is available at present [1]. In this 
paper we present implementation of 16×16, multiplier design 
using Array of Array technique. The VLSI implementation of 
multiplier circuit is done using VHDL. Simulation results are 
compared with Booth encoded radix 4 multiplier [3]. Section II 
gives detailed explanation on Vedic multiplication sutra and 
optimization of the sutra using Karatsuba - Ofman algorithm. 
Section III explains the design of functional blocks of the Array 
of Array Multiplier. Physical implementation and results are 
described in Section IV. Chapter V concludes the paper.  
 
 
II. URDHVA TRIYAGBHYAM AND KARATSUBA-
OFMAN ALGORITHMS 
 
A. Urdhva Triyagbhyam 
 
 Urdhva Triyagbhyam is a multiplication Sutra (Algorithm) in 
Vedic Mathematics. This is the general formula applicable to all 
cases of multiplication [1]. Urdhva means Vertical and 
Triyagbhyam means Crosswise.  
Illustration: 
10 * 11 
1 0 
1 1 
---------------------- 
1; 1+0; 0 = 110 (result) 
---------------------- 
Steps: 
i. Multiply LSBs (Least Significant Bits) ‘0’ and ‘1’; place 
product ‘0’ as LSB of the result: Vertical Multiplication 
ii. Multiply Crosswise ‘1’ and ‘1’; ‘0’ and ‘1’; add the product 
terms and place obtained sum as middle term of the result: 
Crosswise Multiplication 
iii. Multiply the MSBs (Most Significant Bits) ‘1’ and ‘1’; place 
product ‘1’ as MSB of the result: Vertical Multiplication 
 
B. Karatsuba – Ofman Algorithm 
 
The Karatsuba- Ofman algorithm is a formula that allows us to 
compute the product of two large numbers x and y using three 
multiplications of smaller numbers, each with about half as 
many digits as x or y, plus some additions and digit shifts. Let x 
and y be represented as n-digit strings in some base B. For any 
positive integer m less than n, one can split the two given 
numbers as follows  
 x = x1Bm + x0   (Higher term + Lower Term) 
y = y1Bm + y0  
Where, x0 and y0 are less than Bm. The product is then 
xy = (x1Bm + x0)(y1Bm + y0)  
    = z2 B2m + z1 Bm + z0  
Where, z2 = x1y1; z1 = x1y0 + x0y1 ; z0 = x0y0  
A close observation reveals that algorithm is pretty much 
similar to Urdhva Triyagbhyam Sutra. Equal merit is given to 
both algorithms as they have been developed independently. 
 
III. DESIGN OF THE 16X16 MULTIPLIER 
 
A. The Fundamental Block (2×2 block) 
 
In the design of the proposed Array of Array multiplier a 2×2 
block is a fundamental block (Basic block).The truth table for a 
2×2 combinational multiplier is shown in table I. The truth table 
can be solved using K- map, which generates the equations (1). 
A 2×2 block, combinational circuit can be realized using these 
equations. 
P0= (A0 and B0) 
P1= (A0 and B1) xor (B0 and A1)                         ….… (1)           
P2= (A1and B1) and (A0 and B0)      
P3= (A1and B1)      
 
TABLE I- TRUTH TABLE OF 2×2MULTIPLIER 
                                                               
A1 A0 B1 B0 P3 P2 P1 P0 
0 0 0 0 0 0 0 0 
0 0 0 1 0 0 0 0 
0 0 1 0 0 0 0 0 
0 0 1 1 0 0 0 0 
0 1 0 0 0 0 0 0 
0 1 0 1 0 0 0 1 
0 1 1 0 0 0 1 0 
0 1 1 1 0 0 1 1 
1 0 0 0 0 0 0 0 
1 0 0 1 0 0 1 0 
1 0 1 0 0 1 0 0 
1 0 1 1 0 1 1 0 
1 1 0 0 0 0 0 0 
1 1 0 1 0 0 1 1 
1 1 1 0 0 1 1 0 
1 1 1 1 1 0 0 1 
 
B. Design of  4×4 block 
 
The design of 4×4 block is a simple arrangement of 2×2 
blocks in an effective and realizable manner. The first step in 
the design of 4×4 block will be finding the different 
combinations of input bit pairs that are derived in terms of 2×2 
block. Each input bit-pair is handled by a separate 2×2 
combinational multiplier to produce four partial product rows. 
These partial products rows are then added optimally to generate 
final product bits. The design procedure for 4×4 block is shown 
in table II, while figure 1 shows the schematic of a 4×4 block 
designed using 2×2 blocks. These partial products rows are then 
added optimally using 4-bit full adder cells. The partial products 
represent the Urdhva vertical and cross product terms. The 8×8 
block is structurally similar to a 4×4 block with nibble (4 bits) 
inputs. The structure uses four 4×4 blocks and the orientation is 
similar to 4×4 block. 
 
TABLE II- TABLE OF VERTICAL AND CROSS PRODUCT TERMS 
 
Product 
terms 
P0 P1 P2 P3 P4 P5 P6 P7   
Vertical A0
B0 
A1
B1 
A2
B2 
A3
B3 
      
Cross A1
B0 
A0
B1 
A2
B1 
B2
A1 
A3
B2 
B3
A2 
A2
B0 
B2
A0 
A3
B0 
A0
B3 
P0 = A0B0 
P1 = A1B0 + A0B1 
P2 = B2A0+ A2B0+ A1B1+ C1(1) 
P3 = B3A0+ B0A3+ B2A1+ B1A2+ C2(2 to 1) 
P4 = B3A1+ B2A2+ B1A3+ C3(2 to 1) 
P5 = B3A2+ B2A3+ C4(2 to 1) 
P6 = B3A3 + C5(2 to 1) 
P7= C6(1) 
Product = P7 & P6 & P5 & P4 & P3 & P2 & P1 & P0 
(Concatenated) 
Where, C1(1), C2(2 to 1), C3(2 to 1), C4(2 to 1), C5(2 to 1), C6(1) 
represent the carries generated in the previous stage.  Now let us 
define the meaning of cross product and vertical product in case 
of 4×4 multiplier 
Let us consider the multiplicand and multiplier,  
X= A3A2 A1A0 
Y= B3B2 B1B0 
The cross product is defined as, 
PP1 = (A3A2 B1B0) X (B3B2 A1A0) 
The vertical product is defined as, 
PP2 = (A3A2 B3B2) X (B1B0 A1A0) 
Where, PP1, PP2 represents the partial output products. These 
two partial products are logically and optimally added using a 4-
bit Adder as shown in the figure 1. 
 
 Figure 1- Structure of 4×4 block 
C. DESIGN OF A 16×16  MULTIPLIER 
 
The structural characteristics of the 16×16 are inherited from 
4×4 structure. Blocks of 8 bits (byte) is considered as the input 
and Urdhva Triyagbhyam multiplication sutra is applied as 
discussed in the previous sub-section B. The first step in design 
will be finding the different combinations of input bytes that 
generate vertical and cross products and are derived in terms of 
8×8 block. Each input bit-pair is handled by a separate 4×4 
block which has been already designed using 2X2 multiplier as 
explained in section III B. These separate 8×8 block produce 
four partial product rows. These partial products rows are then 
added optimally to generate final product bits of 16×16 
multiplier as shown in figure 2. 
 
 
Figure 2- Structure of 16×16 Multiplier 
IV. PHYSICAL IMPLEMENTATION 
The Booth Radix-4 and proposed “Array of Array” multiplier 
(discussed in section III) are simulated using Modelsim VHDL 
[13][15] simulator. The synthesis and implementation is done by 
using Xilinx ISE [14]. The algorithms are implemented on 
Xilinx FPGA SPARTAN-3E device xc3s100e-5vq100. The 
efficient Booth radix-4 multiplier VHDL simulation waveforms 
are as shown in the figure 3 and found to be correct. The 
multiplier is designed for two 8 bit numbers. The generated 
result of placement and routing for the selected FPGA when 
Booth Multiplier was implemented is shown in figure 4. One 
can easily see from the placement and routing result in the 
figure 4 that, in spite of its efficiency, this multiplier consumes 
space and hardware. 
The proposed Array of Array multiplier VHDL simulation 
waveforms are as shown in the figure 5. Figure 6 is the 
generated result of placement and routing for the selected FPGA 
when proposed “Array of Array” Multiplier is implemented. It 
is clear from figures 4 and 6 that the proposed multiplier uses 
less resources are utilized from FPGA as compared to Booth 
Radix 4 multiplier.  
 
 
Figure-3 VHDL Simulation Results of Booth Radix-4 Multiplier 
 
 
 
Figure 4- Placement and Routing Results of Booth Radix-4 Multiplier 
 
 Figure-5 VHDL Simulation Results of proposed Array of Array Multiplier 
 
 
Figure 6- Placement and Routing Results of proposed Array of Array  
Multiplier 
 
V. CONCLUSION 
TABLE II- COMPARISION OF SYNTHESIS RESULTS 
Algorithm Proposed Booth Radix4 
Delay(nS) 
37.668 (22.635 
logic, 15.033 route)      
46.740 (28.351 
logic, 18.389 route)   
Power Dissipation 
(mW) 29.34 151.34 
Slices 
404 (out of 960) 
(42%) 
575 (out of 960) 
(59%) 
4 Input Luts 
716 (out of 1920) 
(37%) 
900 (out of 1920) 
(46%) 
Total Equivalent Gate 
Count For Design 4299 7296 
 
  Table II indicates that the delay in multiplication is reduced by 
9.072nS in comparison with Booth Radix-4, this is primarily 
due to the hierarchical structuring and effective addition of the 
partial product terms. Further, the proposed multiplier is space 
efficient too as compared to Booth multiplier implementation. 
The proposed multiplier dissipates approximately 5 times lesser 
power than Booth Radix-4 multiplier. Due to factors such as 
timing efficiency, speed and lesser area and low power 
dissipation the proposed Multiplier can be implemented in 
Arithmetic and Logical Units replacing traditional multipliers. 
The speed, power and area  improvements are gained due to the 
hierarchical structuring and effective addition of the partial 
product terms and such a design must enable large saving of 
resources when used in FPGA or ASIC for digital signal 
processing, General purpose processing, image processing and 
any other application. 
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